LowRISC To Feature Tagged Memory & Minion Cores

Written by Michael Larabel in Hardware on 20 December 2014 at 06:34 AM EST. 9 Comments
HARDWARE
Earlier this year we wrote about lowRISC as an open-source SoC design using the RISC-V ISA. LowRISC hopes to ultimately get into volume silicon production and now they've released some documentation describing two planned features.

The first lowRISC chip has two features they've explained in their new documentation called tagged memory and minion cores. Tagged memory is a security feature for preventing control-flow hijacking and other capabilities. The minion cores feature are small, energy-efficient RISC-V cores to implement common I/O protocols. These minion cores can be used for smart I/O.

Those wishing to learn about lowRISC's minion cores and tagged memory can read their new documentation.
Related News
About The Author
Michael Larabel

Michael Larabel is the principal author of Phoronix.com and founded the site in 2004 with a focus on enriching the Linux hardware experience. Michael has written more than 20,000 articles covering the state of Linux hardware support, Linux performance, graphics drivers, and other topics. Michael is also the lead developer of the Phoronix Test Suite, Phoromatic, and OpenBenchmarking.org automated benchmarking software. He can be followed via Twitter, LinkedIn, or contacted via MichaelLarabel.com.

Popular News This Week